Q.5.20: Design the sequential circuit specified by the state diagram of Fig. 5.19 using T flip-flops